

CLAIMS

1. A method for correcting the direct current offset portion (DC offset) of a first signal (Signal 1) comprising the steps of:
 - phase shifting said first signal (Signal 1) for obtaining a second signal (Signal 2)
 - comparing said first signal (Signal 1) and said second signal (Signal 2) with an estimated DC offset.
2. A method according to claim 1 characterised in that said estimated DC offset is adjusted if the result of the comparison is, that said first signal (Signal 1) and said second signal (Signal 2) are on different sides of said estimated DC offset.
3. A method according to claim 1 characterized in that said estimated DC offset is kept constant if the result of the comparison is, that said first signal (Signal 1) and said second signal (Signal 2) are on the same side of said estimated DC offset.
4. A method according to any of claims 1 to 3 characterised in that said phase shifted second signal (Signal 2) is obtained by low pass filtering said first signal (Signal 1).
5. A method according to any of claims 1 to 4 characterised in that it is used for correcting the DC offset portion of a received and demodulated radio frequency signal.
6. A method according to any of claims 1 to 5 characterised in that said demodulation is a demodulation for GFSK modulated signals.
7. A device for adjusting the direct current offset portion (DC offset) of a signal (Signal 1) comprising:
 - an input for connecting to a signal line for receiving said signal (Signal 1)
 - a phase shifting element (LPF 1) connected to the input for producing a phase shifted signal (Signal 2)
 - means (LPF2) for adjusting said estimated DC offset if Signal 2 is connected to its input and holding said estimated DC offset if Signal 2 is disconnected from its input.

- an output signal line (OUT) connected to the output of said means for adjusting said estimated DC offset (LPF 2)
 - a decision circuit (DEC) for deciding if Signal 1 and Signal 2 are on different or same sides of said estimated DC offset,
 - a switch (SW) for connecting said phase shifted signal (Signal 2) to said means for adjusting said estimated DC offset (LPF2) if said decision circuit decides that Signal 1 and Signal 2 are on different sides of said estimated DC offset (switch position A) and disconnecting said phase shifted input signal (Signal 2) from said means for adjusting said estimated DC offset (LPF2) if the decision circuit decides that Signal 1 and Signal 2 are on the same side of said estimated DC offset (switch position B).
8. A device according to claim 7 characterised in that said means for phase shifting said signal (Signal 1) is a low pass filter (LPF 1).
 9. A device according to claim 7 or 8 characterised in that said means for adjusting said estimated DC-offset is a low pass filter (LPF 2).
 10. A device according to one of claims 7 to 9 characterised in that said decision circuit (DEC) comprises:
 - a first and a second comparator circuit (DEC 1.1; DEC 1.2) with input signal lines X and input signal lines Y comparing input signals X and Y, whereby the input signal line X of the first comparator circuit (DEC 1.1) is connected to the output of said means for phase shifting signal 1 and the input signal line X of the second comparator circuit (DEC 1.2) is connected to the input signal (Signal 1) and the input signal lines Y of the first and second comparator circuits are connected to the output signal line (OUT);
 - an Exclusive-OR (XOR) gate comprising two input signal lines and the output of said XOR gate controlling the switch (SW), whereby the outputs of the first and second comparator circuit (DEC 1.1; DEC 1.2) are connected to the input lines of said XOR gate.
 11. A radio frequency receiver comprising a device for correcting the DC offset according to one of claims 7 to 10 implemented as an analog circuit as part of said receiver.

12. An electronic device comprising a device for correcting the DC offset according to one of claims 7 to 10 implemented as a digital hardwired logic.

13. A device according to one of claims 7 to 12 for correcting the DC offset of a received and demodulated radio frequency signal.

14. A transceiver comprising a device for correcting the DC offset according to one of claims 7 to 13.

15. A communication device comprising a device for correcting the DC offset according to one of claims 7 to 13.

10024720, 122101